



~~【書類名】~~ ~~図面~~

~~【図1】~~ FIG. 1




- 14 Up-Down Counter
- 18, 20 Register
- 22 Compensation Value Calculating Circuit
- 24, 26 Register
- 30 Main D/A Converter
- 32 Offset Compensation D/A Converter
- 37, 38 Analog Filter
- 64 Selector

FIG. 2



- 14 Up-Down Counter
- 18, 20 Register
- 22 Compensation Value Calculating Circuit
- 24, 26 Register
- 30 Main D/A Converter
- 32 Offset Compensation D/A Converter
- 37, 38 Analog Filter
- 64 Selector

~~図3~~ FIG. 3



- 14 Up-Down Counter
- 18, 20 Register
- 22 Compensation Value Calculating Circuit
- 24, 26 Register
- 30 Main D/A Converter
- 32 Offset Compensation D/A Converter
- 37, 38 Analog Filter
- 64 Selector

The diagram illustrates a 10-bit digital-to-analog converter (DAC) system. It features a **モード切替信号 (Mode Switching Signal)** input, which is connected to a 4-to-1 multiplexer (40) and a selector (セクタ, 64). The multiplexer selects between two feedback paths (a and b) for the main DAC (30). The selector also controls an up/down counter (14) and a register (26). The system includes an **オフセット D/A (Offset D/A, 32)** block that receives a 10-bit input (12) and provides offset signals (OS+ and OS-) to the main DAC and summing junctions (34 and 36). The main DAC (30) receives a 10-bit **入力データ (Input Data, 10 Bits)** and produces analog outputs (OA+ and OA-). These outputs are summed with the offset signals at junctions 34 and 36, respectively. The resulting signals then pass through **アナログフィルタ (Analog Filters, 37 and 38)** to produce the final analog outputs (A+ and A-). A feedback loop is formed by the multiplexer (40) and the selector (64), which feeds back the output signals to the input of the main DAC (30) and the offset DAC (32).

- | | |
|--------|--|
| 14 | Up-Down Counter |
| 18, 20 | Register |
| 22 | Compensation Value Calculating Circuit |
| 24, 26 | Register |
| 30 | Main D/A Converter |
| 32 | Offset Compensation D/A Converter |
| 37, 38 | Analog Filter |
| 64 | Selector |

~~(a)~~

FIG. 5A

~~(a)~~




FIG. 5B

~~(b)~~




FIG. 5C

~~(c)~~






FIG. 5D


~~(d)~~




~~(e)~~ FIG. 5E




~~(f)~~ FIG. 5F



~~(g)~~ FIG. 5G




~~図 7~~ FIG. 7




- 14 Up-Down Counter
- 18, 20 Register
- 22 Compensation Value Calculating Circuit
- 24, 26 Register
- 30 Main D/A Converter
- 32 Offset Compensation D/A Converter
- 37, 38 Analog Filter

FIG. 8



- 14 Up-Down Counter
- 18, 20 Register
- 22 Compensation Value Calculating Circuit
- 24, 26 Register
- 30 Main D/A Converter
- 33 Offset Compensation D/A Converter with Controlling Function
- 37, 38 Analog Filter

~~FIG. 9~~ FIG. 9




- 15 Logic Circuit
- 18, 20 Register
- 22 Compensation Value Calculating Circuit
- 24, 26 Register
- 30 Main D/A Converter
- 32 Offset Compensation D/A Converter
- 37, 38 Analog Filter
- 64 Selector


~~図10~~ Fig.10

Maximum Compensation Value

最大補償値
+11111(+31)



~~FIG. 11~~ FIG. 11



- 14 Up-Down Counter
- 18, 20 Register
- 22 Compensation Value Calculating Circuit
- 24, 26 Register
- 31 Main D/A Converter
- 32 Offset Compensation D/A Converter
- 37 Analog Filter
- 64 Selector

~~【図 12】~~

FIG. 12A

~~(a)~~




FIG. 12B

~~(b)~~




FIG. 12C

~~(c)~~






FIG. 12D


~~(d)~~



~~図 13~~ FIG.13




~~図 14~~ FIG.14



- 14 Logic Circuit
- 26 Register
- 130 Main D/A Converter
- 132 Offset Compensation D/A Converter
- 37 Analog Filter


~~図15~~ FIG.15



130a Current Summation Type Main D/A Converter

~~図16~~ 132a Current Summation Type Offset Compensation D/A Converter

FIG.16



130b Resistor String Type Main D/A Converter

132b Resistor String Type Offset Compensation D/A Converter